SI-C6713DSP-cPCI: Technical Specifications
|
|
Processor
|
| Texas Instruments TMS320C6713:
|
|
|
 |
225-300Mhz TMS320C6713.
|
|
|
16 DSP DMA channels
|
|
|
2 cPCI/PXI DMA channels
|
|
|
|
Memory
|
| SDRAM program and data memory:
|
|
|
|
|
Standard 3.3V, non-buffered PC133 SDRAM in SODIMM format.
|
|
|
Sizes: 64MB, 128MB, 256MB and 512MB, with x16 organizations. Only half of capacity is used.
|
|
|
PC133 SDRAM module clocked from E Clock running at 75Mhz, maximum delay of memory ICs mounted on module not to exceed 7.5 nsec.
|
|
|
Single bank SO-DIMMs: supports *half* of memory ICs mounted on single bank modules, with all capacity only mapped on CE2 (DSP memory region starting at 0xA0000000). The DSP's CE3 region is left empty (DSP memory region starting at 0xB000000).
|
|
|
Dual bank SO-DIMMs: supports *half* of memory ICs mounted on dual bank modules, with quarter of module capacity mapped on CE2 (DSP memory region starting at 0xA0000000), and the second quarter mapped on CE3 (DSP memory region starting at 0xB000000).
|
|
|
Host accessible while DSP is active, with multiple communication options.
|
|
|
|
| Boot memory:
|
|
|
|
|
512kx8 SRAM or 2Mx8 Flash memory.
|
|
|
Configured as Dual Access memory: Accessible by host (only while DSP is inactive/reset) for downloading COFF files. Accessed by DSP during its boot loading process.
|
|
|
Mapped on CE1 (DSP memory region starting at 0x90000000).
|
|
Interface to Host:
|
| cPCI/PXI initiated bus master transfer speeds:
|
|
|
|
|
Up to 132Mbyte/sec bursts with block sizes of eight (8) 32 bit words.
|
|
|
Up to 25Mbyte/sec sustained transfers of any block size, using DMA.
|
|
|
|
| Eight 32 bit, bi-directional communications modes between TMS320C6x and the PCI9054:
|
|
|
|
|
Host target/slave access mode, combined with DSP I/O or DSP's DMA engine.
|
|
|
Block Mode DMA Bus Master mode, using the PCI9054 as the cPCI/PXI bus master, combined with DSP I/O or DSP's DMA engine.
|
|
|
cPCI/PXI Initiated/Local Master with the DSP as the cPCI/PXI bus master, with DSP I/O or DSP's DMA engine.
|
|
|
|
| PCI Bus Bridge PCI9054:
|
|
|
|
|
The PCI9054's internal registers are tied onto the C6x's EMIF bus, mapped on CE0 (DSP memory region starting at 0x80000000).
|
|
|
|
| Four C6x routable interrupts:
|
|
|
|
|
Up to three C6x interrupts can be routed for basic communication and DMA synchronization.
|
|
|
Up to two C6x interrupts can be routed to expansion connectors.
|
|
Peripheral Expansion
|
| Two 2mm socket connectors, and one external 100 pin half pitch DSUB connector:
|
|
|
|
|
DSP Expansion: First external 2mm pitch, 5x30 (150 contacts) socket connector for interfacing the expansion board to the DSP's bus, or linking to all of the DSP's peripheral ports (McBSP, McASP, HPI/GPIO, Timers).
|
|
|
User I/O: Second external 2mm pitch, 4x30 (120 contacts) socket connector for interfacing external user defined signals to custom daughter board. Linked only to externally accessible 100 pin half pitch DSUB connector.
|
|
|
External 100 pin, half pitch (0.050"), Series III DSUB connector for interfacing external user defined signals to the 2mm User I/O connector. AMP part 787169-9, 787170-9, or 787362-9; Thomas & Betts part HFR100RA29CS1.
|
|
|
|
| DSP Expansion 2mm connector decodes 64Kx32 words, mapped into the DSP's EMIF bus, which contains the following signals:
|
|
|
|
|
Address: A[15:0] (DWord Boundary).
|
|
|
Data: D[31:0].
|
|
|
Control: X_R/Wn, X_CSn, X_INT[1:0] (software routable to DSP's EXTINT[7:4]), X_RDY, X_CLK[1:0].
|
|
|
Peripheral Port: McBSP[1:0], HPI/GPIO, TINP[1:0], TOUT[1:0].
|
|
|
Host +3.3Vdc, +5Vdc, +/-12Vdc, +1.8Vdc and GND.
|
|
|
|
| Miscellaneous Connectors:
|
|
|
|
|
Two 10 pin (2x5) 2mm headers: McBSP[1:0].
|
|
|
One 14 pin header for JTAG port.
|
|
Software
|
|
|
Win98/2000/XP and Linux driver support.
|
|
|
Extensive QuVIEW DSP-resident libraries for LabVIEW, including examples for real time acquisition, signal processing, and control.
|
|
|
Extensive QuBASE DSP-resident libraries for Visual Basic, including examples for real time acquisition, control and analysis.
|
|
|
Sample code for COFF loaders, PC <-> DSP communications source code and SI-DDK.
|
|
|
Compatible with separately purchased TI debuggers, C/C++ compilers, assemblers and linkers.
|
|
Physical Dimensions & Electrical Requirements
|
|
|
3U size cPCI/PXI bus card measuring 160mm(L) x 100mm(H).
|
|
|
2.25 watts typical (4 watts maximum) with 128MB SDRAM.
|
|
